diff options
author | V3n3RiX <venerix@redcorelinux.org> | 2018-07-14 21:18:55 +0100 |
---|---|---|
committer | V3n3RiX <venerix@redcorelinux.org> | 2018-07-14 21:18:55 +0100 |
commit | d4f376e1f7b0d1dcdeda57e248bfbb4c38fbf44a (patch) | |
tree | 2bc7ff142b1713d43d2abb6e1d12842511034e73 /metadata/md5-cache/sci-electronics/gplcver-2.12a | |
parent | dfd4a588d9ed324dfac33806d2e0ff4b5783cc75 (diff) |
gentoo resync : 14.07.2018
Diffstat (limited to 'metadata/md5-cache/sci-electronics/gplcver-2.12a')
-rw-r--r-- | metadata/md5-cache/sci-electronics/gplcver-2.12a | 9 |
1 files changed, 9 insertions, 0 deletions
diff --git a/metadata/md5-cache/sci-electronics/gplcver-2.12a b/metadata/md5-cache/sci-electronics/gplcver-2.12a new file mode 100644 index 000000000000..8fcd481edb0c --- /dev/null +++ b/metadata/md5-cache/sci-electronics/gplcver-2.12a @@ -0,0 +1,9 @@ +DEFINED_PHASES=compile install test unpack +DESCRIPTION=Verilog simulator +EAPI=0 +HOMEPAGE=https://sourceforge.net/projects/gplcver +KEYWORDS=~amd64 ~ppc ~x86 +LICENSE=GPL-2 +SLOT=0 +SRC_URI=http://www.pragmatic-c.com/gpl-cver/downloads/gplcver-2.12a.src.tar.bz2 +_md5_=5e55cdbb1c7bc0effb9ba8040434cd11 |