summaryrefslogtreecommitdiff
path: root/profiles/desc/cpu_flags_x86.desc
diff options
context:
space:
mode:
authorV3n3RiX <venerix@redcorelinux.org>2019-07-19 22:05:27 +0100
committerV3n3RiX <venerix@redcorelinux.org>2019-07-19 22:05:27 +0100
commit121ed4eec41fbf03e1998d09eede1bf449da63b9 (patch)
treece9341d77d1507f67d4a3a1472da9011b5baa0a8 /profiles/desc/cpu_flags_x86.desc
parentdd762ff83c330186ee2ede002e08b2f780cddd51 (diff)
gentoo resync : 19.07.2019
Diffstat (limited to 'profiles/desc/cpu_flags_x86.desc')
-rw-r--r--profiles/desc/cpu_flags_x86.desc5
1 files changed, 4 insertions, 1 deletions
diff --git a/profiles/desc/cpu_flags_x86.desc b/profiles/desc/cpu_flags_x86.desc
index 63a10e94c3ed..d891398e7a60 100644
--- a/profiles/desc/cpu_flags_x86.desc
+++ b/profiles/desc/cpu_flags_x86.desc
@@ -1,4 +1,4 @@
-# Copyright 1999-2015 Gentoo Foundation.
+# Copyright 1999-2019 Gentoo Authors
# Distributed under the terms of the GNU General Public License v2
# Whenever the flag name does not correspond to /proc/cpuinfo flags,
@@ -10,6 +10,8 @@
aes - Enable support for Intel's AES instruction set (AES-NI)
avx - Adds support for Advanced Vector Extensions instructions
avx2 - Adds support for Advanced Vector Extensions 2 instructions
+avx512f - Adds support for AVX-512 Foundation instructions
+f16c - Adds support for F16C instruction set for converting between half-precision and single-precision floats
fma3 - Use the Fused Multiply Add 3 instruction set ([fma] in cpuinfo)
fma4 - Use the Fused Multiply Add 4 instruction set
mmx - Use the MMX instruction set
@@ -17,6 +19,7 @@ mmxext - Use the Extended MMX instruction set (a subset of SSE) ([mmxext] or [ss
padlock - Use VIA padlock instructions ([phe] in cpuinfo)
pclmul - Use Carry-less Multiplication instructions ([pclmulqdq] in cpuinfo)
popcnt - Enable popcnt instruction support ([abm] or [popcnt] in cpuinfo)
+sha - Use the SHA-NI instruction set
sse - Use the SSE instruction set
sse2 - Use the SSE2 instruction set
sse3 - Use the SSE3 instruction set ([pni] in cpuinfo, NOT ssse3)