diff options
author | V3n3RiX <venerix@redcorelinux.org> | 2020-06-21 17:50:24 +0100 |
---|---|---|
committer | V3n3RiX <venerix@redcorelinux.org> | 2020-06-21 17:50:24 +0100 |
commit | feb0daf81d888e9160f9f94502de09b66f2a63fd (patch) | |
tree | b6e5c40ce2abef3da27ed50a023153f475e0ddef /sci-electronics/iverilog | |
parent | 9452a6e87b6c2c70513bc47a2470bf9f1168920e (diff) |
gentoo resync : 21.06.2020
Diffstat (limited to 'sci-electronics/iverilog')
-rw-r--r-- | sci-electronics/iverilog/Manifest | 3 | ||||
-rw-r--r-- | sci-electronics/iverilog/iverilog-10.3-r1.ebuild | 75 | ||||
-rw-r--r-- | sci-electronics/iverilog/iverilog-9999.ebuild | 2 |
3 files changed, 78 insertions, 2 deletions
diff --git a/sci-electronics/iverilog/Manifest b/sci-electronics/iverilog/Manifest index 0212a1e52caf..c2373d08abec 100644 --- a/sci-electronics/iverilog/Manifest +++ b/sci-electronics/iverilog/Manifest @@ -7,6 +7,7 @@ DIST verilog-10.2.tar.gz 1695227 BLAKE2B ea2488de55ef60a248e7f5ffd5e06c6d86d57f3 EBUILD iverilog-0.9.6.ebuild 1123 BLAKE2B bd804cd0e062aad50ae3d13b86181431634a9ffc5e06f725bd3c3dba8e3cdcdcefe970ac5c5af9dd12bdcf6e6efe45158d8e262c445f155b51bc7289e8f84782 SHA512 b5bfe49d06522810054db72693e30220ceda8e0e1886a45a2094024b6e114cb3c8e943c333308fd0f17facdaa5bf7066aedc33120bed3fbb942ff0320733695a EBUILD iverilog-0.9.7.ebuild 1127 BLAKE2B 0df427e1b40eb81301e3ad5a783ba439d11e29f64bba8db1bae0b814807525367a1009b7dd3daad2c04e315c0899b32e6b83fa5c034dc821350151e234546616 SHA512 0166372b9aec56da2edce510783bdd9aece5610f418d0ceea081a72f0b7277b62133fcd866360fea449395a7e9bd6a7f24ae03c2373184bd14c1c951e81d4e33 EBUILD iverilog-10.2.ebuild 645 BLAKE2B bfa32a5577961ef503b53654f1c076cfe8a1cb000a2986ca603404115502332f6c8be2ca10b925ce70f148ee394bed96c6e4f19c303664cde249de7e9dd8bc43 SHA512 de3c3cb13a45900e02cc90a9283a41f5d32e5a6fb6c9f8e261bd356fbcfafd98fd65e38c42324d246927360a6b1af17c0b9d110b38d6f2ce19921b350a19f905 +EBUILD iverilog-10.3-r1.ebuild 1869 BLAKE2B bda326a2afc4ba27c3fb0331033e3f229f323bb0ae7c73f47c9c00363b18c4c16a9ea942d5c7879c8e22f6bd9b86dc7c37370d384ab31d21168d2128cde37caa SHA512 83a96e9ba2ea8cedb81d0cc2f62226afeacfa6c5104213ac040299161500955212b8f6c70f8d991eb478cdfc62779b3bf264704ab68bd26cbc735b7c35e27c13 EBUILD iverilog-10.3.ebuild 1867 BLAKE2B d3ea7956d726455cb7e6f6afaac227c98d4024bd6e2a1cb5f99a12851048e0ac76c786ac1732da6d85fe887aab1347f7e2ce59980e879ad3c60bd9d3e1f7bbfe SHA512 f08c88003cbf34e86a6455bee1e98551c02a949a5da3645620dc4329615438cadaf6111ec919cc6869d2ee8f0c27e962eaf95b5d7b883505d8848239b1f19629 -EBUILD iverilog-9999.ebuild 1752 BLAKE2B fee75efc8f32d31baf9b455221be725f23261f94ba0a488bd41d99c4eae4ff019ce101862d48f6cb354482bf5e5ea15c75850f7573f883bb5a7aeba9da9d4379 SHA512 0d969a151c3c0d1773a96b20bf8543ac89a92c1f39ad02c204c2eddb6b63e38e5c9c6b3fbc76eeff5d95d890e0a72094705422529ad315af138732fdbdbc1810 +EBUILD iverilog-9999.ebuild 1752 BLAKE2B d4464c92e2b93d9aea252530a4a8404c241e8f480f35f92545518812e29e7700842dfd53b40fcacc85faea0d979a3bffef353868d97e23d64a65f07455e797ba SHA512 ada646b38252d99af1f025464c8f0e5ee158d2c087015ab603114f7b4eba235df695a4d6bc546f431a6e3e92f4bd87a3868a8bfe9a40c414cf5b49cd871c0a60 MISC metadata.xml 904 BLAKE2B 92e78cfceee82ffb4feaee92810d496bf78c3321a81c97fbcc0038244e2ea58e87fec57254ebd90852a4d308bd08d944659ce59b339b2762ba26843c8ad59cb3 SHA512 8c3633d7bea101dc771c26355b40d309eb5b0b3ea7bbf3538faaa9c7098253eb623aac3f9e312aed25a9262116d013784adf02d9f2a3943a5fbec3733dab250f diff --git a/sci-electronics/iverilog/iverilog-10.3-r1.ebuild b/sci-electronics/iverilog/iverilog-10.3-r1.ebuild new file mode 100644 index 000000000000..8a107b99189d --- /dev/null +++ b/sci-electronics/iverilog/iverilog-10.3-r1.ebuild @@ -0,0 +1,75 @@ +# Copyright 1999-2020 Gentoo Authors +# Distributed under the terms of the GNU General Public License v2 + +EAPI=7 + +inherit autotools + +GITHUB_PV=$(ver_rs 1- '_') + +DESCRIPTION="A Verilog simulation and synthesis tool" +HOMEPAGE=" + http://iverilog.icarus.com + https://github.com/steveicarus/iverilog +" + +if [[ ${PV} == "9999" ]] ; then + inherit git-r3 + EGIT_REPO_URI="https://github.com/steveicarus/${PN}.git" +else + SRC_URI="https://github.com/steveicarus/${PN}/archive/v${GITHUB_PV}.tar.gz -> ${P}.tar.gz" + KEYWORDS="~alpha ~amd64 ~arm ~arm64 ~hppa ~ia64 ~m68k ~mips ~ppc ~ppc64 ~riscv ~s390 ~sparc ~x86" + S="${WORKDIR}/${PN}-${GITHUB_PV}" +fi + +LICENSE="LGPL-2.1" +SLOT="0" +IUSE="examples" + +# If you are building from git, you will also need gperf to generate +# the configure scripts. +RDEPEND=" + sys-libs/readline:= + sys-libs/zlib +" + +DEPEND=" + dev-util/gperf + sys-devel/bison + sys-devel/flex + ${RDEPEND} +" + +PATCHES=( + "${FILESDIR}"/${PN}-10.3-file-missing.patch #705412 + "${FILESDIR}"/${PN}-10.3-fno-common.patch #706366 +) + +src_prepare() { + default + + # From upstreams autoconf.sh, to make it utilize the autotools eclass + # Here translate the autoconf.sh, equivalent to the following code + # > sh autoconf.sh + + # Autoconf in root ... + eautoconf --force + # Precompiling lexor_keyword.gperf + gperf -o -i 7 -C -k 1-4,6,9,\$ -H keyword_hash -N check_identifier -t ./lexor_keyword.gperf > lexor_keyword.cc || die + # Precompiling vhdlpp/lexor_keyword.gperf + cd vhdlpp || die + gperf -o -i 7 --ignore-case -C -k 1-4,6,9,\$ -H keyword_hash -N check_identifier -t ./lexor_keyword.gperf > lexor_keyword.cc || die +} + +src_install() { + local DOCS=( *.txt ) + # Default build fails with parallel jobs, + # https://github.com/steveicarus/iverilog/pull/294 + emake installdirs DESTDIR="${D}" + default + + if use examples; then + dodoc -r examples + docompress -x /usr/share/doc/${PF}/examples + fi +} diff --git a/sci-electronics/iverilog/iverilog-9999.ebuild b/sci-electronics/iverilog/iverilog-9999.ebuild index 4592e8c4277d..c7053b775265 100644 --- a/sci-electronics/iverilog/iverilog-9999.ebuild +++ b/sci-electronics/iverilog/iverilog-9999.ebuild @@ -29,7 +29,7 @@ IUSE="examples" # If you are building from git, you will also need gperf to generate # the configure scripts. RDEPEND=" - sys-libs/readline:0 + sys-libs/readline:= sys-libs/zlib " |