blob: 09b4a28a3e5b3735ca4e16ecea8bd68a166b6ace (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
|
BDEPEND=dev-util/gperf app-alternatives/yacc app-alternatives/lex sys-devel/gnuconfig >=app-portage/elt-patches-20250306 || ( >=dev-build/automake-1.17-r1:1.17 >=dev-build/automake-1.16.5:1.16 ) || ( >=dev-build/autoconf-2.72-r1:2.72 ) >=dev-build/libtool-2.4.7-r3
DEFINED_PHASES=install prepare
DEPEND=sys-libs/readline:= sys-libs/zlib
DESCRIPTION=A Verilog simulation and synthesis tool
EAPI=8
HOMEPAGE=http://iverilog.icarus.com https://github.com/steveicarus/iverilog
INHERIT=autotools
KEYWORDS=amd64 ~arm ~arm64 ~ppc ~ppc64 ~riscv ~x86
LICENSE=LGPL-2.1
RDEPEND=sys-libs/readline:= sys-libs/zlib
SLOT=0
SRC_URI=https://github.com/steveicarus/iverilog/archive/v12_0.tar.gz -> iverilog-12.0.tar.gz
_eclasses_=autotools f20ecf7ab0a7c34e83238b3ed4aaf6d6 gnuconfig ddeb9f8caff1b5f71a09c75b7534df79 libtool c81bd096be5f4c82f4e8f156ef112402 multilib b2a329026f2e404e9e371097dda47f96 toolchain-funcs 6afdb6107430c1832ca7e16aacbf8fa1
_md5_=31b75f7824659041a2465eee094225b7
|
